diff options
| author | Piotr Dymacz <pepe2k@gmail.com> | 2018-05-09 20:04:01 +0200 |
|---|---|---|
| committer | Piotr Dymacz <pepe2k@gmail.com> | 2018-05-09 20:59:04 +0200 |
| commit | b07875308476fda1270bd780f95122421fde26d4 (patch) | |
| tree | bab53dc1d92052a14afcf11c5b7c27c56f451344 | |
| parent | e8b1af45f8b2883e76f5d491c2fda2fca20c5634 (diff) | |
| download | mtk-20170518-b07875308476fda1270bd780f95122421fde26d4.zip mtk-20170518-b07875308476fda1270bd780f95122421fde26d4.tar.gz mtk-20170518-b07875308476fda1270bd780f95122421fde26d4.tar.bz2 | |
ar71xx: fix and improve ALFA Network Tube2H support
Fix ART offset (make it universal for 8/16 MB versions of the board) and
while at it, include also GPIO setup for h/w watchdog (EM6324QYSP5B).
Fixes: FS#1532
Signed-off-by: Piotr Dymacz <pepe2k@gmail.com>
| -rw-r--r-- | target/linux/ar71xx/files/arch/mips/ath79/mach-tube2h.c | 13 |
1 files changed, 12 insertions, 1 deletions
diff --git a/target/linux/ar71xx/files/arch/mips/ath79/mach-tube2h.c b/target/linux/ar71xx/files/arch/mips/ath79/mach-tube2h.c index 19b32e2..06b3616 100644 --- a/target/linux/ar71xx/files/arch/mips/ath79/mach-tube2h.c +++ b/target/linux/ar71xx/files/arch/mips/ath79/mach-tube2h.c @@ -28,12 +28,15 @@ #define TUBE2H_GPIO_LED_SIGNAL1 27 #define TUBE2H_GPIO_EXT_LNA 28 +#define TUBE2H_GPIO_WDT_EN 22 +#define TUBE2H_GPIO_WDT_IN 18 + #define TUBE2H_GPIO_BTN_RESET 12 #define TUBE2H_KEYS_POLL_INTERVAL 20 /* msecs */ #define TUBE2H_KEYS_DEBOUNCE_INTERVAL (3 * TUBE2H_KEYS_POLL_INTERVAL) -#define TUBE2H_ART_ADDRESS 0x1f7f0000 +#define TUBE2H_ART_ADDRESS 0x1fff0000 #define TUBE2H_LAN_MAC_OFFSET 0x06 #define TUBE2H_CALDATA_OFFSET 0x1000 @@ -97,6 +100,14 @@ static void __init tube2h_setup(void) GPIOF_OUT_INIT_HIGH | GPIOF_EXPORT_DIR_FIXED, "external LNA0"); + gpio_request_one(TUBE2H_GPIO_WDT_IN, + GPIOF_OUT_INIT_LOW | GPIOF_EXPORT_DIR_FIXED, + "WDT input"); + + gpio_request_one(TUBE2H_GPIO_WDT_EN, + GPIOF_OUT_INIT_LOW | GPIOF_EXPORT_DIR_FIXED, + "WDT enable"); + ath79_register_wmac(art + TUBE2H_CALDATA_OFFSET, NULL); ath79_register_m25p80(NULL); |